GPR5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPR5

WDOG2_MASK=WDOG2_MASK_0, ENET_EVENT3IN_SEL=ENET_EVENT3IN_SEL_0, WDOG1_MASK=WDOG1_MASK_0, VREF_1M_CLK_GPT2=VREF_1M_CLK_GPT2_0, VREF_1M_CLK_GPT1=VREF_1M_CLK_GPT1_0, GPT2_CAPIN1_SEL=GPT2_CAPIN1_SEL_0

Description

GPR5 General Purpose Register

Fields

WDOG1_MASK	WDOG1 Timeout Mask 0 (WDOG1_MASK_0): WDOG1 Timeout behaves normally 1 (WDOG1_MASK_1): WDOG1 Timeout is masked
WDOG2_MASK	WDOG2 Timeout Mask 0 (WDOG2_MASK_0): WDOG2 Timeout behaves normally 1 (WDOG2_MASK_1): WDOG2 Timeout is masked
GPT2_CAPIN1_SEL	GPT2 input capture channel 1 source select 0 (GPT2_CAPIN1_SEL_0): source from pad 1 (GPT2_CAPIN1_SEL_1): source from enet1.ipp_do_mac0_timer[3]
ENET_EVENT3IN_SEL	ENET input timer event3 source select 0 (ENET_EVENT3IN_SEL_0): event3 source input from pad 1 (ENET_EVENT3IN_SEL_1): event3 source input from gpt2.ipp_do_cmpout1
VREF_1M_CLK_GPT1	GPT1 1 MHz clock source select 0 (VREF_1M_CLK_GPT1_0): GPT1 ipg_clk_highfreq driven by IPG_PERCLK 1 (VREF_1M_CLK_GPT1_1): GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock
VREF_1M_CLK_GPT2	GPT2 1 MHz clock source select 0 (VREF_1M_CLK_GPT2_0): GPT2 ipg_clk_highfreq driven by IPG_PERCLK 1 (VREF_1M_CLK_GPT2_1): GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock

Links

() ()